منابع مشابه
Lagrangian Relaxation Based Congestion Driven Analytical Placement
Analytical VLSI placement techniques achieved high solution quality and strong extensibility based on smooth approximation of placement objective and constraints. However, significant room still exist for VLSI placement to improve. We observe at least two sources of placement complexity and inaccuracy, namely, poor predictability for placement metrics and poor controllability of placement const...
متن کاملTiming-Constrained Congestion-Driven Global Routing
It is well known that congestion control becomes more and more important in modern grid-based routing process. In this paper, a timing-constrained congestion-driven global routing approach is proposed to obtain initial congestion-driven global routing result without destroying the timing constraint of any routing net, and a post-processing simulated-annealingbased rip-up-and-reroute improvement...
متن کاملCongestion-Driven Multilevel Full-Chip Routing Framework
A W-shaped multilevel full-chip routing framework using W-shaped optimization flow is used to find the final routing solution. The W-shaped flow consists of two sequential V-shaped optimization flows. The first V-shaped flow optimizes the global routing solution. The probabilistic congestion prediction technique is used to guide the global routing decision to find the routing solution that even...
متن کاملArea/congestion-driven Placement for Vlsi Circuit Layout
AREA/CONGESTION-DRIVEN PLACEMENT FOR VLSI CIRCUIT LAYOUT Zhen Yang University of Guelph, 2003 Advisor: Professor Shawki Areibi This thesis presents and compares several global wirelength-driven placement algorithms. Both flat and hierarchical approaches are implemented to find the effectiveness of these approaches. Experiments conducted indicate that the Attractor-Repeller Placer (ARP) method p...
متن کاملCongestion Driven ' Placement for ' VLSI Standard Cell Design
The submicron regime has caused the interconnect delay to become a critical determiner of circuit performance. As a result, circuit placement is starting to play an important role in today's high performance chip designs. In addition to wirelength optimization, the issue of reducing excessive congestion in local regions such that the router can finish the routing successfully is becoming anothe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The KIPS Transactions:PartA
سال: 2006
ISSN: 1598-2831
DOI: 10.3745/kipsta.2006.13a.1.057